Bibliographic Details
Title: |
Enabling the Duo-Phase Data Management to Realize Longevity Bit-Alterable Flash Memory. |
Authors: |
Chen, Tseng-Yi (AUTHOR), Chi, Shao-Hung (AUTHOR), Yang, Ming-Chang (AUTHOR), Chien, Ting-Ying (AUTHOR) |
Source: |
IEEE Transactions on Computers. Aug2022, Vol. 71 Issue 8, p1982-1997. 16p. |
Subjects: |
FLASH memory, DATA management, REFUSE collection, LOGIC circuits |
Abstract: |
Bit-alterable flash memory is a cutting-edge technology that enables a novel operation, called page-level erase operation, to erase a flash page within a block arbitrarily. Though the page-level erase operation can ease the overhead of the live-page copying during a garbage collection process, it also introduces a new wear-leveling problem. In such the problem, flash pages within the same block will receive different program/erase (P/E) cycles during runtime. Some specific pages storing hot data will be worn out soon; therefore, the lifespan of the bit-alterable flash memory will be short due to the uneven worn out of flash pages. Consequently, it becomes a critical issue with the bit-alterable flash memory, and the state-of-art wear-leveling designs cannot resolve this problem. For tackling the problem, this study presents a duo-phase data management scheme considering the page-level wear-leveling issue. The duo-phase mechanism simultaneously cares about page- and block-level wear-leveling issues. On the page-level wear-leveling problem, the duo-phase scheme identifies hot flash pages via the few bits and softly restricts the hot flash page to store hot data without sacrificing storage capacity. On the other hand, our proposed mechanism also figures out the solution to minimize the number of copied live pages for the block-level wear-leveling issue. According to the experimental results, our duo-phase scheme can prolong the lifespan of the bit-alterable flash memory by 1.5 to 1.9 times, compared with the state-of-art garbage collection mechanisms. [ABSTRACT FROM AUTHOR] |
|
Copyright of IEEE Transactions on Computers is the property of IEEE and its content may not be copied or emailed to multiple sites or posted to a listserv without the copyright holder's express written permission. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.) |
Database: |
Military & Government Collection |