Strain preserving ion implantation methods
| Title: | Strain preserving ion implantation methods |
|---|---|
| Patent Number: | 8,598,006 |
| Publication Date: | December 03, 2013 |
| Appl. No: | 12/724608 |
| Application Filed: | March 16, 2010 |
| Abstract: | An embedded epitaxial semiconductor portion having a different composition than matrix of the semiconductor substrate is formed with a lattice mismatch and epitaxial alignment with the matrix of the semiconductor substrate. The temperature of subsequent ion implantation steps is manipulated depending on the amorphizing or non-amorphizing nature of the ion implantation process. For a non-amorphizing ion implantation process, the ion implantation processing step is performed at an elevated temperature, i.e., a temperature greater than nominal room temperature range. For an amorphizing ion implantation process, the ion implantation processing step is performed at nominal room temperature range or a temperature lower than nominal room temperature range. By manipulating the temperature of ion implantation, the loss of strain in a strained semiconductor alloy material is minimized. |
| Inventors: | de Souza, Joel P. (Putnam Valley, NY, US); Hamaguchi, Masafumi (White Plains, NY, US); Ozcan, Ahmet S. (Pleasantville, NY, US); Sadana, Devendra K. (Pleasantville, NY, US); Saenger, Katherine L. (Ossining, NY, US); Wall, Donald R. (Poughkeepsie, NY, US) |
| Assignees: | International Business Machines Corporation (Armonk, NY, US), Toshiba America Electronic Components, Inc. (Irvine, CA, US) |
| Claim: | 1. A method of performing processing steps for forming a semiconductor structure, said processing steps comprising: providing a semiconductor substrate including a first single crystalline semiconductor material; forming a strained semiconductor material portion directly on said semiconductor substrate, wherein said strained semiconductor material portion comprises a second single crystalline semiconductor material and is epitaxially aligned to, and is lattice-mismatched relative to, said first single crystalline semiconductor material of said semiconductor substrate, wherein a lattice mismatch between said first semiconductor material and said second semiconductor material is a source of a strain exerted on said strained semiconductor material portion by said first semiconductor material in said semiconductor substrate; reducing a magnitude of said strain exerted on said strained semiconductor material portion by rendering said strained semiconductor material portion substantially amorphous through ion implantation of dopant ions into said strained semiconductor material portion without implanting said dopant ions into said first single crystalline semiconductor material at a cooled temperature within a range from −267 degrees Celsius to 10 degrees Celsius; and generating a residual strain in said strained semiconductor material portion by annealing said implanted strained semiconductor material portion at a temperature that removes structural damages induced by implantation of said dopant ions. |
| Claim: | 2. A method of performing processing steps for forming a semiconductor structure, said processing steps comprising: providing a semiconductor substrate including a first single crystalline semiconductor material; forming a strained semiconductor material portion directly on said semiconductor substrate, wherein said strained semiconductor material portion comprises a second single crystalline semiconductor material and is epitaxially aligned to, and is lattice-mismatched relative to, said first single crystalline semiconductor material of said semiconductor substrate, wherein a lattice mismatch between said first semiconductor material and said second semiconductor material is a source of a strain exerted on said strained semiconductor material portion by said first semiconductor material in said semiconductor substrate, wherein said first single crystalline semiconductor material of said semiconductor substrate is silicon, and said strained semiconductor material portion comprises a silicon germanium carbon alloy; reducing a magnitude of said strain exerted on said strained semiconductor material portion by rendering said strained semiconductor material portion substantially amorphous through ion implantation of dopant ions into said strained semiconductor material portion without implanting said dopant ions into said first single crystalline semiconductor material at a cooled temperature within a range from −267 degrees Celsius to 10 degrees Celsius; and generating a residual strain in said strained semiconductor material portion by annealing said implanted strained semiconductor material portion at a temperature that removes structural damages induced by implantation of said dopant ions. |
| Claim: | 3. The method of claim 1 , wherein said processing steps further comprise forming a gate dielectric and a gate electrode on said semiconductor substrate, wherein said strained semiconductor material portion is formed self-aligned to said gate electrode. |
| Claim: | 4. The method of claim 1 , wherein said dopant ions are p-type dopant ions or n-type dopant ions. |
| Claim: | 5. The method of claim 1 , wherein said dopant ions include at least one of B, BF 2 , Ga, In, P, As, and Sb. |
| Claim: | 6. A method of performing processing steps for forming a semiconductor structure, said processing steps comprising: providing a semiconductor substrate including a first single crystalline semiconductor material; forming a strained semiconductor material portion directly on said semiconductor substrate, wherein said strained semiconductor material portion comprises a second single crystalline semiconductor material and is epitaxially aligned to, and is lattice-mismatched relative to, said first single crystalline semiconductor material of said semiconductor substrate, wherein a lattice mismatch between said first semiconductor material and said second semiconductor material is a source of a strain exerted on said strained semiconductor material portion by said first semiconductor material in said semiconductor substrate; implanting first dopant ions into said strained semiconductor material portion at a non-amorphizing dose at a first temperature within a range from 30 degrees Celsius to 700 degrees; reducing a magnitude of said strain exerted on said strained semiconductor material portion by rendering said strained semiconductor material portion substantially amorphous through ion implantation of second dopant ions into said strained semiconductor material portion without implanting said second dopant ions into said first single crystalline semiconductor material at a second temperature within a range from −267 degrees Celsius to 10 degrees Celsius; and generating a residual strain in said strained semiconductor material portion by annealing said strained semiconductor material portion after implanting said first and second dopant ions at a temperature that removes structural damages induced by implantation of said second dopant ions. |
| Claim: | 7. The method of claim 6 , wherein said semiconductor material of said semiconductor substrate is silicon, and said strained semiconductor material portion comprises one of a silicon germanium alloy, a silicon carbon alloy, and a silicon germanium carbon alloy. |
| Claim: | 8. The method of claim 6 , wherein said processing steps further comprise forming a gate dielectric and a gate electrode on said semiconductor substrate, wherein said strained semiconductor material portion is formed self-aligned to said gate electrode. |
| Claim: | 9. The method of claim 6 , wherein said dopant ions are p-type dopant ions or n-type dopant ions. |
| Claim: | 10. The method of claim 9 , wherein each of said first dopant ions and said second dopant ions include at least one of B, BF 2 , Ga, In, P, As, and Sb. |
| Claim: | 11. A method of performing processing steps for forming a semiconductor structure, said processing steps comprising: forming a gate dielectric and a gate electrode on a top surface of a single crystalline semiconductor layer comprising a first single crystalline semiconductor material and having a doping of a first conductivity type and located in a semiconductor substrate; forming at least one strained semiconductor material portion comprising a second single crystalline semiconductor material and directly on said single crystalline semiconductor layer, wherein said at least one strained semiconductor material portion is epitaxially aligned to, and is lattice-mismatched relative to, said first single crystalline semiconductor material of said single crystalline semiconductor layer, wherein a lattice mismatch between said first semiconductor material and said second semiconductor material is a source of a strain exerted on said at least one strained semiconductor material portion by said first semiconductor material in said semiconductor substrate; performing a halo ion implantation at a first temperature within a range from 30 degrees Celsius to 700 degrees Celsius, wherein dopant ions of said first conductivity type are implanted into said at least one strained semiconductor material portion at a non-amorphizing dose; reducing a magnitude of said strain exerted on said at least one strained semiconductor material portion by rendering said at least one strained semiconductor material portion substantially amorphous by a source/drain ion implantation of second dopant ions at a second temperature within a range from −267 degrees Celsius to 10 degrees Celsius into said at least one strained semiconductor material portion without implanting said second dopant ions into said first single crystalline semiconductor material; and generating a residual strain in said strained semiconductor material portion by annealing said at least one strained semiconductor material portion after performing said halo ion implantation and said source/drain ion implantation at a temperature that removes structural damages induced by implantation of said second dopant ions. |
| Claim: | 12. The method of claim 11 , wherein said single crystalline semiconductor layer is a silicon layer, and said at least one strained semiconductor material portion comprises one of a silicon germanium alloy, a silicon carbon alloy, and a silicon germanium carbon alloy. |
| Claim: | 13. The method of claim 11 , wherein said first temperature is between 100 degrees Celsius and 600 degrees Celsius, and wherein said second temperature is between −200 degrees Celsius and 0 degrees Celsius. |
| Claim: | 14. The method of claim 13 , wherein said first temperature is between 200 degrees Celsius and 500 degrees Celsius, and wherein said second temperature is between −200 degrees Celsius and −50 degrees Celsius. |
| Claim: | 15. The method of claim 11 , wherein said processing steps further comprise performing a source/drain extension ion implantation at a third temperature within a range from −267 degrees Celsius to 10 degrees Celsius, wherein dopants of said second conductivity type are implanted into said at least one strained semiconductor material portion at an amorphizing dose employing said gate electrode as a self-aligning implantation mask. |
| Claim: | 16. The method of claim 11 , wherein said strained semiconductor material portion is formed self-aligned to said gate electrode, and wherein each of said dopants of said first conductivity type and said dopants of said second conductivity type include at least one of B, BF 2 , Ga, In, P, As, and Sb. |
| Current U.S. Class: | 438/303 |
| Patent References Cited: | 3602841 August 1971 McGroddy 4665415 May 1987 Esaki et al. 4853076 August 1989 Tsaur et al. 4855245 August 1989 Neppl et al. 4952524 August 1990 Lee et al. 4958213 September 1990 Eklund et al. 4969023 November 1990 Svedberg 5006913 April 1991 Sugahara et al. 5060030 October 1991 Hoke 5081513 January 1992 Jackson et al. 5108843 April 1992 Ohtaka et al. 5134085 July 1992 Gilgen et al. 5268330 December 1993 Glvens et al. 5310446 May 1994 Konishi et al. 5354695 October 1994 Leedy 5371399 December 1994 Burroughes et al. 5391510 February 1995 Hsu et al. 5459346 October 1995 Asakawa et al. 5471948 December 1995 Burroughes et al. 5557122 September 1996 Shrivastava et al. 5561302 October 1996 Candelaria 5565697 October 1996 Asakawa et al. 5571741 November 1996 Leedy 5583369 December 1996 Yamazaki et al. 5592007 January 1997 Leedy 5592009 January 1997 Hidaka 5592018 January 1997 Leedy 5670798 September 1997 Schetzina 5679965 October 1997 Schetzina 5683934 November 1997 Candelaria 5698869 December 1997 Yoshimi et al. 5840593 November 1998 Leedy 5841170 November 1998 Adan et al. 5861651 January 1999 Brasen et al. 5880040 March 1999 Sun et al. 5940716 August 1999 Jin et al. 5940736 August 1999 Brady et al. 5946559 August 1999 Leedy 5960297 September 1999 Saki 5989978 November 1999 Peidous 6008126 December 1999 Leedy 6025280 February 2000 Brady et al. 6046464 April 2000 Schetzina 6066545 May 2000 Doshi et al. 6090684 July 2000 Ishitsuka et al. 6107143 August 2000 Park et al. 6117722 September 2000 Wuu et al. 6133071 October 2000 Nagai 6165383 December 2000 Chou 6221735 April 2001 Manley et al. 6228694 May 2001 Doyle et al. 6246095 June 2001 Brady et al. 6255169 July 2001 Li et al. 6255695 July 2001 Kubota et al. 6261964 July 2001 Wu et al. 6265317 July 2001 Chiu et al. 6274444 August 2001 Wang 6281532 August 2001 Doyle et al. 6284623 September 2001 Zhang et al. 6284626 September 2001 Kim 6319794 November 2001 Akatsu et al. 6361885 March 2002 Chou 6362082 March 2002 Doyle et al. 6368931 April 2002 Kuhn et al. 6403486 June 2002 Lou 6403975 June 2002 Brunner et al. 6406973 June 2002 Lee 6461936 October 2002 von Ehrenwall 6468872 October 2002 Yang 6476462 November 2002 Shimizu et al. 6483171 November 2002 Forbes et al. 6493497 December 2002 Ramdani et al. 6498358 December 2002 Lach et al. 6501121 December 2002 Yu et al. 6506652 January 2003 Jan et al. 6509618 January 2003 Myers et al. 6521964 February 2003 Jan et al. 6531369 March 2003 Ozkan et al. 6531740 March 2003 Bosco et al. 6570169 May 2003 Suguro et al. 6605498 August 2003 Murthy et al. 6621131 September 2003 Murthy et al. 6621392 September 2003 Volant et al. 6635506 October 2003 Volant et al. 6657244 December 2003 Dokumaci et al. 6717216 April 2004 Doris et al. 6806584 October 2004 Fung et al. 6812105 November 2004 Dokumaci et al. 6815278 November 2004 Ieong et al. 6825529 November 2004 Chidambarrao et al. 6831292 December 2004 Currie et al. 6869866 March 2005 Chidambarrao et al. 6890808 May 2005 Chidambarrao et al. 6930030 August 2005 Rausch et al. 6974981 December 2005 Chidambarrao et al. 6977194 December 2005 Belyansky et al. 6998657 February 2006 Rhodes 7015082 March 2006 Doris et al. 7268024 September 2007 Yeo et al. 7528465 May 2009 King et al. 7759207 July 2010 Quek et al. 7868306 January 2011 Ramappa 2001/0009784 July 2001 Ma et al. 2002/0063292 May 2002 Armstrong et al. 2002/0074598 June 2002 Doyle et al. 2002/0086472 July 2002 Roberds et al. 2002/0086497 July 2002 Kwok 2002/0090791 July 2002 Doyle et al. 2003/0013305 January 2003 Sugii et al. 2003/0032261 February 2003 Yeh et al. 2003/0040158 February 2003 Saitoh 2003/0057184 March 2003 Yu et al. 2003/0067035 April 2003 Tews et al. 2003/0129791 July 2003 Yamazaki 2003/0181005 September 2003 Hachimine et al. 2004/0029323 February 2004 Shimizu et al. 2004/0051144 March 2004 Webb et al. 2004/0113174 June 2004 Chidambarrao et al. 2004/0113217 June 2004 Chidambarrao et al. 2004/0173815 September 2004 Yeo et al. 2004/0238914 December 2004 Deshpande et al. 2004/0262784 December 2004 Doris et al. 2005/0014314 January 2005 Dokumaci et al. 2005/0017304 January 2005 Matsushita 2005/0040460 February 2005 Chidambarrao et al. 2005/0082634 April 2005 Doris et al. 2005/0093030 May 2005 Doris et al. 2005/0098234 May 2005 Nakaharai et al. 2005/0098829 May 2005 Doris et al. 2005/0106799 May 2005 Doris et al. 2005/0139929 June 2005 Rost 2005/0145954 July 2005 Zhu et al. 2005/0148146 July 2005 Doris et al. 2005/0194699 September 2005 Belyansky et al. 2005/0236668 October 2005 Zhu et al. 2005/0245017 November 2005 Belyansky et al. 2005/0280051 December 2005 Chidambarrao et al. 2005/0282325 December 2005 Belyansky et al. 2006/0022266 February 2006 Messenger et al. 2006/0027868 February 2006 Doris et al. 2006/0057787 March 2006 Doris et al. 2006/0060925 March 2006 Doris et al. 2006/0094212 May 2006 Noguchi et al. 2006/0177998 August 2006 Lin et al. 2006/0234455 October 2006 Chen et al. 2006/0246641 November 2006 Kammler et al. 2007/0257315 November 2007 Bedell et al. 2008/0258220 October 2008 Bedell et al. 2008/0311732 December 2008 Dokumaci et al. 2009/0050972 February 2009 Lindsay et al. 2010/0084580 April 2010 Ramappa 2011/0212592 September 2011 Nieh et al. 2012/0100686 April 2012 Lu et al. 1591826 March 2005 6476755 March 1989 |
| Other References: | Rim et al., “Transductance Enhancement in Deep Submicron Strained-Si n-MOSFETs”, International Electron Devices Meeting, IEEE, 1998, 26.8.1-26.8.4. cited by applicant Rim et al., “Characteristics and Device Design of Sub-100 nm Strained Si N- and PMOSFETs”, Symposium on VLSI Technology Digest of Technical Papers, IEEE, 2002, pp. 98-99. cited by applicant Scott et al., NMOS Drive Current Reduction Caused by Transistor Layout and Trench Isolation Induced Stress, International Electron Devices Meeting, IEEE, 1999, 34.4.1-34.4.4. cited by applicant Ootsuka et al., “A Highly Dense, High-Performance 130nm Node CMOS Technology for Large Scale System-on-a-Chip Applications”, International Electron Devices Meeting, IEEE, 2000, 23.5.1-23.5.4. cited by applicant Ito et al., “Mechanical Stress Effect of Etch-Stop Nitride and its Impact on Deep Submicron Transistor Design”, International Electron Devices Meeting, IEEE, 2000, 10.7.1-10.7.4. cited by applicant Shimizu et al., “Local Mechanical-Stress Control (LMC): A New Technique for CMOS-Performance Enhancement”, International Electron Devices Meeting, IEEE, 2001, 19.4.1-19.4.4. cited by applicant Ota et al., “Novel Locally Strained Channel Technique for High Performance 55nm CMOS”, International Electron Devices Meeting, IEEE, 2002, pp. 27-30, 2.2.1-2.2.4. cited by applicant Zhang et al. “A New ‘Mixed-Mode’ Reliability Degradation Mechanism in Advanced Si and SiGe Bipolar Transistors”, IEEE, 2002, pp. 2151-2156. cited by applicant Momose et al., “Temperature Dependence of Emitter-Base Reverse Stress Degradation and its Mechanism Analyzed by MOS Structures”, IEEE, Paper 6.2, 1989, pp. 140-143. cited by applicant Huang et al., “Temperature Dependence and Post-Stress Recovery of Hot Electron Degradation Effects in Bipolar Transistors”, Bipolar Circuits and technology Meeting 7.5, IEEE, 1991, pp. 170-173. cited by applicant Sheng et al., “Degradation and Recovery of SiGe HBTs Following Radiation and Hot-Carrier Stressing”, pp. 14-15. cited by applicant Yang et al., “Avalanche Current Induced Hot Carrier Degradation in 200GHz SiGe Heterojunction Bipolar Transistors”. cited by applicant Li et al., “Design of W-Band VCOs with high Output Power for Potential Application in 77GHz Automotive Radar Systems”, GaAs Digest, IEEE, 2003, pp. 263-266. cited by applicant Wurzer et al, “Annealing of Degraded non-Transistors-Mechanisms and Modeling”, Transactions on Electron Devices, IEEE, 1994, pp. 533-538, vol. 41, No. 4. cited by applicant Doyle et al., “Recovery of Hot-Carrier Damage in Reoxidized Nitrided Oxide MOSFET's” Electron Device Letters, IEEE, 1992, pp. 38-40, vol. 13, No. 1. cited by applicant Momose et al., “Analysis of the Temperature Dependence of Hot-Carrier-Induced Degradation in Bipolar Transistors for Bi-CMOS”, Transactions on Electron Devices, IEEE, 1994, pp. 978-987, vol. 41, No. 6. cited by applicant Khater et al., “Site HBT Technology with Fmax/Ft = 350/300 GHz and Gate Delay Below 3.3 ps”, IEEE, 2004. cited by applicant Bean et al., “GEx Si1-x/Si Strained-Layer Superlattice Grown by Molecular Beam Epitaxy”, J. Vac. Sci. Technol., 1984, pp. 436-440, vol. A 2, No. 2. cited by applicant Van Der Merwe, “Regular Articles”, Journal of Applied Physics, 1963, pp. 117-122, vol. 34, No. 1. cited by applicant Matthews et al., “Defects in Epitaxial Multilayers”, Journal of Crystal Growth, 1974, pp. 118-125, vol. 27. cited by applicant Iyer et al., “Heterojunction Bipolar Transistors Using Si-Ge Alloys”, Transactions on Electron Devices, IEEE, 1989, pp. 2043-2064, vol. 36, No. 10. cited by applicant Van De Leur et al., “Critical Thickness for Pseudomorphic Growth of Si/Ge Alloys and Superlattices”, J. Appl, Phys., 1988, pp. 3043-3050, vol. 64, No. 6. cited by applicant Houghton et al., “Equilibrium Critical Thickness for Sil-xGex Strained Layers on (100) Si”, Appl. Phys. Lett., 1990, pp. 460-462, vol. 56, No. 29. cited by applicant Ouyang et al, “Two-Dimensional Bandgap Engineering in a Novel Si/SiGe pMOSFET With Enhanced Device Performance and Scalability,” IEEE, 2000, pp. 151-154. cited by applicant U.S. Appl. No. 69/648,926, filed Nov. 15, 2005, Clevenger et al. cited by applicant |
| Assistant Examiner: | Shamsuzzaman, Mohammed |
| Primary Examiner: | Toledo, Fernando L |
| Attorney, Agent or Firm: | Scully, Scott, Murphy & Presser, P.C. Alexanian, Vazken |
| Accession Number: | edspgr.08598006 |
| Database: | USPTO Patent Grants |
| Language: | English |
|---|