A VPM (Virtual Pipelined Memory) architecture for a fast row-cycle DRAM
| Title: | A VPM (Virtual Pipelined Memory) architecture for a fast row-cycle DRAM |
|---|---|
| Authors: | Chi-Weon Yoon, Yon-Kyun Im, Seon-Ho Han, Hoi-Jun Yoo, Tae-Sung Jung |
| Source: | AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) ASICs ASICs, 1999. AP-ASIC '99. The First IEEE Asia Pacific Conference on. :388-391 1999 |
| Relation: | Proceedings of AP-ASIC'99: The First IEEE Asia-Pacific Conference on ASICs |
| Database: | IEEE Xplore Digital Library |
| ISBN: | 0780357051 9780780357051 |
|---|---|
| DOI: | 10.1109/APASIC.1999.824115 |
| Published in: | AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360), ASICs, 1999. AP-ASIC '99. The First IEEE Asia Pacific Conference on, ASICs |