| Title: |
ModSRAM: Algorithm-Hardware Co-Design for Large Number Modular Multiplication in SRAM |
| Authors: |
Ku, Jonathan, Zhang, Junyao, Shan, Haoxuan, Samudrala, Saichand, Wu, Jiawen, Zheng, Qilin, Li, Ziru, Rajendran, JV, Chen, Yiran |
| Publication Year: |
2024 |
| Collection: |
Computer Science |
| Subject Terms: |
Computer Science - Hardware Architecture, Computer Science - Cryptography and Security |
| More Details: |
Elliptic curve cryptography (ECC) is widely used in security applications such as public key cryptography (PKC) and zero-knowledge proofs (ZKP). ECC is composed of modular arithmetic, where modular multiplication takes most of the processing time. Computational complexity and memory constraints of ECC limit the performance. Therefore, hardware acceleration on ECC is an active field of research. Processing-in-memory (PIM) is a promising approach to tackle this problem. In this work, we design ModSRAM, the first 8T SRAM PIM architecture to compute large-number modular multiplication efficiently. In addition, we propose R4CSA-LUT, a new algorithm that reduces the cycles for an interleaved algorithm and eliminates carry propagation for addition based on look-up tables (LUT). ModSRAM is co-designed with R4CSA-LUT to support modular multiplication and data reuse in memory with 52% cycle reduction compared to prior works with only 32% area overhead.
Comment: DAC 2024 |
| Document Type: |
Working Paper |
| Access URL: |
http://arxiv.org/abs/2402.14152 |
| Accession Number: |
edsarx.2402.14152 |
| Database: |
arXiv |
